Part Number Hot Search : 
PM39F040 SD2900 LP379 PM39F040 M450GD L0815002 30120 L0815002
Product Description
Full Text Search
 

To Download DM96S02 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 DM96S02 Dual Retriggerable Resettable Monostable Multivibrator
January 1992 Revised June 1999
DM96S02 Dual Retriggerable Resettable Monostable Multivibrator
General Description
The DM96S02 is a dual retriggerable and resettable monostable multivibrator. This one-shot provides exceptionally wide delay range, pulse width stability, predictable accuracy and immunity to noise. The pulse width is set by an external resistor and capacitor. Resistor values up to 2.0 M for the DM96S02 reduce required capacitor values. Hysteresis is provided on the positive trigger input of the DM96S02 for increased noise immunity.
Order Code:
Order Number DM96S02M DM96S02N Package Number M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Logic Diagram
Connection Diagram
VCC = Pin 16 GND = Pin 8
Pin Descriptions
Pin Names I0 I1 CD Q1 - 2 Q1 - 2 CX1, 2 RX1,2 Description Trigger Input (Active Falling Edge) Schmitt Trigger Input (Active Rising-Edge) Direct Clear Input (Active-LOW) True Pulse Output Complementary Pulse Output External Capacitor Connection External Resistor Connection
Triggering Truth Table
Pin Number 5(11) HL H X 4(12) L LH X 3(13) H H L Operation Trigger Trigger Reset
H = HIGH Voltage Level V IH L = LOW Voltage Level VIL X = Immaterial (either H or L) H L = HIGH-to-LOW Voltage Level transition L H = LOW-to-HIGH Voltage Level transition
(c) 1999 Fairchild Semiconductor Corporation
DS009810.prf
www.fairchildsemi.com
DM96S02
Functional Description
The 96S02 dual retriggerable resettable monostable multivibrator has tow DC coupled trigger inputs per function, one active LOW (I0) and one active HIGH (I1). The I1 input utilizes an internal Schmitt trigger with hysteresis of 0.3V to provide increased noise immunity. The use of active HIGH and LOW inputs allows wither rising or falling edge triggering and optional non-retriggerable operation. The inputs are DC coupled making triggering independent of input transition times. When input conditions for triggering are met the Q output goes HIGH and the external capacitor is rapidly discharged and then allowed to recharge. An input trigger which occurs during the timing cycle will retrigger the circuit and result in Q remaining HIGH. The output pulse may be terminated (Q to the LOW state) at any time by setting the Direct Clear input LOW. Retriggering may be inhibited by tying the Q output to I0 or the Q output to I1. Differential sensing techniques are used to obtain excellent stability over temperature and power supply variations and a feedback Darlington capacitor discharge circuit minimizes pulse width variation from unit to unit. Schottky TTL output stages provide high switching speeds and output compatibility with all TTL logic families.
Block Diagram
www.fairchildsemi.com
2
DM96S02
Operation Notes
TIMING 1. An external resistor (RX) and an external capacitor (CX) are required as shown in the Logic Diagram. The value of RX may vary from 1.0 k to 2.0 M (DM96S02). 2. The value of CX may vary from 0 to any necessary value available. If however, the capacitor has significant leakage relative to VCC/RX the timing equations may not represent the pulse width obtained. 3. Polarized capacitors may be used directly. The (+) terminal of a polarized capacitor is connected to pin 1(15), the (-) terminal to pin 2(14) and RX. Pin 1(15) will remain positive with respect to pin 2(14) during the timing cycle. However, during quiescent (non-triggered) conditions, pin 1(15) may go negative with respect to pin 2(14) depending on values of RX and VCC. for values of RX 10 k the maximum amount of capacitor reverse polarity, pin 1(15) negative with respect to pin 2(14) is 500 mV. Most tantalum electrolytic capacitors are rated for safe reverse bias operation up to 5% of their working forward voltage rating; therefore, capacitors having a rating of 10 WVdc or higher should be used with the DM96S02 when RX 10 k. 4. The output pulse width tW for RX 10 k and CX 1000 pF is determined as follows: tW = 0.55 RXCX Where RX is in k, CX is in pF, t is in ns or RTX is in k, CX is in F, t is in ms. 5. The output pulse width for RX < 10 k or CX < 1000 pF should be determined from pulse width versus CX or RX graphs. 6. To obtain variable pulse width by remote trimming, the following circuit is recommended:
7. Under any operating condition, CX and RX (Min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup. 8. VCC and ground wiring should conform to good high frequency standards so that switching transients on VCC and ground leads do not cause interaction between one shots. Use of a 0.01 F to 0.1F bypass capacitor between VCC and ground located near the circuit is recommended. TRIGGERING 1. The minimum negative pulse width into I0 is 8.0 ns; the minimum positive pulse width into I1 is 12 ns. 2. Input signals to the DM96S02 exhibiting slow or noisy transitions should use the positive trigger input I1 which contains a Schmitt trigger. 3. When non-retriggerable operation is required, i.e., when input triggers are to be ignored during quasi-stable state, input latching is used to inhibit retriggering. 4. An overriding active LOW level direct clear is provided on each multivibrator. By applying a LOW to the clear, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW. A LOW-to-HIGH transition on CD will not trigger the DM96S02. If the CD input goes HIGH coincident with a trigger transition, the circuit will respond to the trigger.
3
www.fairchildsemi.com
DM96S02
Absolute Maximum Ratings(Note 1)
Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range 7V 5.5V 0C to +70C -65C to +150C
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Recommended Operating Conditions
Symbol VCC VIH VIL IOH IOL TA VT+ VT- VCX Parameter Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Free Air Operating Temperature Positive-Going Threshold Voltage, I0, I1 Negative-Going Threshold Voltage, I0, I1 Capacitor Voltage Pin 1 (15) Referenced to Pin 2 (14) VCC = 5.0V VCC = 5.0V VCC = 4.75V to 5.25V RX = 1.0 k, RX 10 k RX > 1.0 M 0.8 -0.85 -0.5 -0.4 3.0 3.0 3.0 V 0 Conditions Min 4.75 2 0.8 -1 20 70 2.0 Nom 5 Max 5.25 Units V V V mA mA C V V
DC Electrical Characteristics
Over recommended operating free air temperature range (unless otherwise noted) Symbol VI VOH VOL II IIH IIL IOS ICC Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current Short Circuit Output Current Supply Current VCC = Max, VI = 2.7V VCC = Max, VI = 0.4V VCC = Max (Note 2) VCC = Max -40 Conditions VCC = Min, II = -18 mA VCC = Min, IOH = -1.0 mA, VIL = Max VCC = Min, IOL = Max, VIH = Min VCC = Max, VI = 5.5V 2.7 3.4 0.35 0.5 1 20 -1.0 -100 75 Min Typ Max -1.2 Units V V V mA A mA mA mA
Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.
www.fairchildsemi.com
4
DM96S02
AC Electrical Characteristics
VCC = +5.0, TA = +25C (See Section for Waveforms and Load Configurations) Symbol tPLH tPHL tPLH tPHL tPHL tPLH tW(L) tW(H) tW(L) tW(H) tW RX tt tt Parameter Propagation Delay I0 to Q Propagation Delay I0 to Q Propagation Delay I1 to Q Propagation Delay I1 to Q Propagation Delay CD to Q Propagation Delay CD to Q I0 Pulse Width LOW I1 Pulse Width HIGH CD Pulse Width LOW Minimum Q Pulse Width HIGH Q Pulse Width Timing Resistor Range (Note 3) Change in Q Pulse Width over Temperature Change in Q Pulse Width over VCC Range TA = 25C, VCC = 4.75V to 5.25V, RX = 10 k, CX = 1000 pF TA = 25C, VCC = 4.5 to 5.5V, RX = 10 k, CX = 1000 pF
Note 3: Applies only over VCC and TX range for DM96S02. Note 4: All Typicals are at VCC = 5V, TA = 25C
Conditions Min
CL = 16 pF Max 15
Units
ns
19 19 20 Figure 1 20
ns ns ns
ns
14 8.0 12 7.0 RX = 1.0 k, CX = 10 pF Including Jig and Stray RX = 10 k, CX = 1000 pF TA = -55C to + 125C VCC = 4.5V to 5.5V RX = 10 k, CX = 1000 pF 30 5.2 1.0 45 5.8 2000 1.0
ns ns ns ns ns s k %
1.0
%
Switching Waveforms
FIGURE 1.
5
www.fairchildsemi.com
DM96S02
Typical Performance Characteristics
www.fairchildsemi.com
6
DM96S02 Dual Retriggerable Resettable Monostable Multivibrator
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E
LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 2. A critical component in any component of a life support 1. Life support devices or systems are devices or systems device or system whose failure to perform can be reawhich, (a) are intended for surgical implant into the sonably expected to cause the failure of the life support body, or (b) support or sustain life, and (c) whose failure device or system, or to affect its safety or effectiveness. to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the www.fairchildsemi.com user.
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.


▲Up To Search▲   

 
Price & Availability of DM96S02

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X